Amendments to the Claims:

This Listing of Claims will replace all prior versions and listings of claims in the Application:

(Currently Amended) A semiconductor device comprising: 1. 1 2 a substrate; a gate region on top of the substrate; 3 a first and second sidewall liner liners situated on a first and second sides-side of 4 5 the gate region respectively, the first and second sidewall liners and having a vertical part contacting a sidewall sidewalls of the gate region and a horizontal part contacting 6 7 the substrate; and a first and second recessed spacers spacer situated on top of the first and 8 second sidewall liners respectively liner, 9 wherein a height of the first and second recessed spacers spacer is lower than a 10 11 height of the sidewall liner, and wherein the horizontal part of each the sidewall liner is shorter than the 12 corresponding recessed spacer on top thereof; and 13 a contact etch stopping (CES) layer formed over the recessed spacer and having 14 a predetermined stress level being one of compressive and tensile. 15 2. (Original) The device of claim 1 wherein the height of the recessed spacer 1 is at least 50 Å lower than the height of the vertical part of the sidewall liner. 2

each gate sidewall liner is at least 10 Å shorter than the recessed spacer-spacers.

(Currently Amended) The device of claim 1 wherein the horizontal part of

1

2

3.

1 4. (Original) The device of claim 1 wherein the gate region further includes a 2 gate dielectric and electrode layers. (Original) The device of claim 4 wherein the height of the gate region does 1 5. not exceed 1800Å. 2 (Original) The device of claim 1 wherein the recessed spacer is SiN 1 6. 2 based. (Original) The device of claim 1 wherein the recessed spacer further 1 7. 2 includes Ge, Ar, or O₂ based impurities. (Original) The device of claim 1 wherein the sidewall liner is oxide based. 1 8. 9. (Cancelled) 1 (Currently Amended) The device of claim [[9]] 1 wherein the CES layer 10. 1 2 imposes a compressive stress. 11. (Currently Amended) The device of claim [[9]] 1 wherein the CES layer 1 2 imposes a tensile stress.

(Currently Amended) The device of claim [[9]] 1 wherein the stress level of

1 2

12.

contact etching stopper layer is larger than 200M Pa.

- 1 13. (Original) The device of claim 9 wherein the thickness of the CES layer is 2 smaller than 600Å.
- 1 14. (Withdrawn Currently Amended) A method for fabricating at least one 2 semiconductor device having a gate region and recessed spacers, comprising:
- 3 forming a substrate;

6

7

8

9

10

11

12

13

14

1

2

3

4

5

- forming a gate region on top of the substrate, the gate region having a gate electrode and a gate dielectric region;
 - forming two <u>a</u> sidewall <u>liner along a side of liners confining</u> the gate region therebetween;
 - forming <u>a</u> two spacers <u>spacer</u> on top of the sidewall <u>liners liner</u> on both sides of the <u>gate region</u>, a height of the <u>spacers spacer</u> matching substantially a height of the sidewall <u>spacers liner</u>;
 - reducing the width of the sidewall liners liner underneath the spacers spacer to pull back from an edge of each spacer by a predetermined distance; and
 - forming two <u>a</u> recessed spacers <u>spacer</u> by reducing the height of the formed <u>spacers spacer</u>, wherein the reduced spacer height reduces device channel stress.
 - 15. (Withdrawn Currently Amended) The method of claim 14 wherein the forming two spacers a spacer further includes depositing spacer material and etching the deposited spacer material so that the top of the spacer slopes spacers slope down from the top of the sidewall liners liner to a horizontal part of the sidewall liner that extends along the substrate from the gate region.

- 1 16. (Withdrawn Currently Amended) The method of claim 14 wherein the 2 reducing further includes:
- forming an oxide layer over the <u>spacer</u> spacers, the sidewall <u>liner</u> liners, and the gate region;
- etching the oxide off within a predetermined time period so that the width of the sidewall liner is liners are pulled back for a predetermined distance.
- 1 17. (Withdrawn Currently Amended) The method of claim 14 wherein 2 forming two the recessed spacer spacers further includes selectively etching the spacers spacer to reduce at least 50Å in the height of the spacer spacers to form the recessed spacer spacers.
- 1 18. (Withdrawn Currently Amended) The method of claim 14 further comprising introducing one or more impurities to the spacers spacer to further reduce the device channel stress.
 - 19. (Withdrawn Currently Amended) The method of claim 14 wherein the predetermined distance pulled back from the edge of each the spacer is at least 10Å.
- 1 20. (Withdrawn Currently Amended) The method of claim 14 further 2 comprising forming a contact etch stopper (CES) layer over the recessed <u>spacer</u> 3 spacers for further modifying the device channel stress.
- 1 21. (Withdrawn) The method of claim 20 wherein the CES layer imposes a compressive stress.

1

2

1	22. (Withdrawn) The method of claim 20 wherein the CES layer imposes a
2	tensile stress.
1	23. (Withdrawn - Currently Amended) A transistor comprising:
2	a substrate;
3	a gate electrode on top of the substrate;
4	a first and second an "L" shaped gate sidewall liners confining liner along the
5	gate electrode and therebetween, the first and second sidewall liners having a vertical
6	part contacting sidewalls a sidewall of the gate electrode and a horizontal part
7	contacting the substrate; and
8	a first and second recessed <u>spacer</u> spacers situated on top of the first and
9	second sidewall <u>liner</u> liners respectively ; and
10	a contact etching stopper (CES) layer situated over the recessed spacer-spacers,
11	wherein a height of the spacer first and second spacers is lower than a height of
12	the gate sidewall liner liners and a width of the gate sidewall liner liners is shorter than
13	that of the spacer first and second spacers, and
14	wherein the recessed spacers are spacer is doped with predetermined impurities
15	for modifying a channel stress of the transistor.
1	24. (Withdrawn - Currently Amended) The transistor of claim 23 wherein the
2	recessed spacers are spacer is at least 50 Å lower than the gate sidewall liner liners.

gate sidewall liners are liner is at least 10Å shorter than the recessed spacer spacers.

(Withdrawn - Currently Amended) The transistor of claim 23 wherein the

25.

1

2

- 1 26. (Withdrawn Currently Amended) The transistor of claim 23 wherein the 2 impurities doped into the recessed <u>spacer</u> spacers includes Ge, Ar, or O₂ based 3 impurities.
- 1 27. (Withdrawn Currently Amended) The transistor of claim 23 wherein the 2 CES layer formed over the recessed spacers is thicker than the recessed spacer spacers.
- 1 28. (Withdrawn) The transistor of claim 23 wherein the contact etching stopper 2 layer is thinner than 600Å.
- 1 29. (Withdrawn) The transistor of claim 23 wherein the contact etching stopper 2 layer imposes a tensile stress less than 1.5G Pa.
- 1 30. (Withdrawn) The transistor of claim 23 wherein the contract etching stopper layer imposes a compressive stress less than 1.0G Pa.
- 1 31. (Withdrawn Currently Amended) A semiconductor device comprising:
- 2 a substrate;
- a gate region on top of the substrate;
- 4 two <u>a</u> sidewall liners liner situated on <u>at least one of</u> two sides of the gate region;
- 5 and
- a spacer situated on top of each sidewall liner,
- 7 a contact etching stopper layer over <u>each spacer</u> the spacers,

wherein the contact etching stopper layer is thicker than <u>each</u> the spacer.

- 1 32. (Withdrawn) The device of claim 31 wherein the thickness of contact 2 etching stopper layer is smaller than 600Å.
- 1 33. (Withdrawn) The device of claim 31 wherein the contact etching stopper 2 layer imposes tensile stress.
- 1 34. (Withdrawn) The device of claim 33 wherein a stress level of the contact 2 etching stopper layer is less than 1.5G Pa.
- 1 35. (Withdrawn) The device of claim 31 wherein the contact etching stopper 2 layer imposes compressive stress.
- 1 36. (Withdrawn) The device of claim 35 wherein a stress level of the contact 2 etching stopper layer is less than 1.0G Pa.
- 1 37. (Withdrawn Currently Amended) A semiconductor device comprising:
- 2 a substrate;
- a gate region on top of the substrate;
- 4 two an "L" shaped sidewall liner liners situated on contacting each of two opposed [[sides]] sidewalls of the gate region;
- a recessed spacer situated on top of each sidewall liner; and
- a contact etching stopper layer formed over the spacers, the sidewall sidewalls, and the gate region,

- wherein the contact etching stopper layer is thicker than the spacer, and
 wherein the sidewall liner is higher and wider than the recessed spacer.
- 1 38. (Withdrawn) The device of claim 37 wherein the thickness of the contact etching stopper layer is smaller than 600Å.
- 1 39. (Withdrawn) The device of claim 37 wherein the contact etching stopper 2 layer imposes a tensile stress.
- 1 40. (Withdrawn) The device of claim 39 wherein a stress imposed by the contact etching stopper layer is less than 1.5G Pa.
- 1 41. (Withdrawn) The device of claim 37 wherein the contact etching stopper 2 layer imposes a compressive stress.
- 1 42. (Withdrawn) The device of claim 41 wherein a stress imposed by the contact etching stopper layer is less than 1.0G Pa.